Design and realization of high speed multiplier accumulator (MAC) unit for low power applications
In this final year project, the designed multiplier accumulator (MAC) unit is an eight bit MAC unit in which capable to multiply unsigned and signed number. The methodologies need to carry out this project is to use the Mentor Graphic tools to draw and design whole MAC unit.
Salvato in:
Autore principale: | Mohd Nazri Mad Rejab (Autore) |
---|---|
Natura: | Elettronico Software Database |
Lingua: | English |
Soggetti: | |
Tags: |
Aggiungi Tag
Nessun Tag, puoi essere il primo ad aggiungerne! !
|
Documenti analoghi
-
Low power multiplier accumulator (MAC) unit using multiple threshold CMOS
di: Thin, Tan Fhan -
Low power multiplier accumulator (MAC) unit using sleepy stack technique
di: Aaron Selvam Thangamany -
High speed 8-Bits X 8-Bits wallace tree multiplier
di: Tajul Hamimi Harun -
Analysis & design low power multiplier using TSMC 0.18um CMOS technology /
di: Norsaifulrudin Mat Zuki
Pubblicazione: (2008) -
Design and analysis of floting point multiplier
di: Zariah Asari