Design and realization of high speed multiplier accumulator (MAC) unit for low power applications
In this final year project, the designed multiplier accumulator (MAC) unit is an eight bit MAC unit in which capable to multiply unsigned and signed number. The methodologies need to carry out this project is to use the Mentor Graphic tools to draw and design whole MAC unit.
保存先:
第一著者: | Mohd Nazri Mad Rejab (著者) |
---|---|
フォーマット: | 電子媒体 ソフトウェア データベース |
言語: | English |
主題: | |
タグ: |
タグ追加
タグなし, このレコードへの初めてのタグを付けませんか!
|
類似資料
-
Low power multiplier accumulator (MAC) unit using multiple threshold CMOS
著者:: Thin, Tan Fhan -
Low power multiplier accumulator (MAC) unit using sleepy stack technique
著者:: Aaron Selvam Thangamany -
High speed 8-Bits X 8-Bits wallace tree multiplier
著者:: Tajul Hamimi Harun -
Analysis & design low power multiplier using TSMC 0.18um CMOS technology /
著者:: Norsaifulrudin Mat Zuki
出版事項: (2008) -
Design and analysis of floting point multiplier
著者:: Zariah Asari