Design and realization of high speed multiplier accumulator (MAC) unit for low power applications
In this final year project, the designed multiplier accumulator (MAC) unit is an eight bit MAC unit in which capable to multiply unsigned and signed number. The methodologies need to carry out this project is to use the Mentor Graphic tools to draw and design whole MAC unit.
Bewaard in:
Hoofdauteur: | Mohd Nazri Mad Rejab (Auteur) |
---|---|
Formaat: | Elektronisch Software Databank |
Taal: | English |
Onderwerpen: | |
Tags: |
Voeg label toe
Geen labels, Wees de eerste die dit record labelt!
|
Gelijkaardige items
-
Low power multiplier accumulator (MAC) unit using multiple threshold CMOS
door: Thin, Tan Fhan -
Low power multiplier accumulator (MAC) unit using sleepy stack technique
door: Aaron Selvam Thangamany -
High speed 8-Bits X 8-Bits wallace tree multiplier
door: Tajul Hamimi Harun -
Analysis & design low power multiplier using TSMC 0.18um CMOS technology /
door: Norsaifulrudin Mat Zuki
Gepubliceerd in: (2008) -
Design and analysis of floting point multiplier
door: Zariah Asari