Low power multiplier accumulator (MAC) unit using sleepy stack technique
The main objective of this final year project is to provide new low power solutions for Very Large Scale Integration (VLSI) designers. In this final year project, a novel circuit structure called "sleepy stack" is presented. The sleepy stack is a combination of two well known low-leakage t...
Wedi'i Gadw mewn:
| Prif Awdur: | |
|---|---|
| Fformat: | Electronig Meddalwedd Cronfa ddata |
| Iaith: | English |
| Pynciau: | |
| Tagiau: |
Ychwanegu Tag
Dim Tagiau, Byddwch y cyntaf i dagio'r cofnod hwn!
|
| Crynodeb: | The main objective of this final year project is to provide new low power solutions for Very Large Scale Integration (VLSI) designers. In this final year project, a novel circuit structure called "sleepy stack" is presented. The sleepy stack is a combination of two well known low-leakage techniques which are the forced stack technique and the sleep transistor technique. |
|---|---|
| Disgrifiad o'r Eitem: | Final Year Project |
| Disgrifiad Corfforoll: | 1 CD-ROM 4 3/4 in. |