Low power multiplier accumulator (MAC) unit using sleepy stack technique
The main objective of this final year project is to provide new low power solutions for Very Large Scale Integration (VLSI) designers. In this final year project, a novel circuit structure called "sleepy stack" is presented. The sleepy stack is a combination of two well known low-leakage t...
Saved in:
主要作者: | Aaron Selvam Thangamany (Author) |
---|---|
格式: | 電子 軟件 Database |
語言: | English |
主題: | |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
相似書籍
-
Low power multiplier accumulator (MAC) unit using multiple threshold CMOS
由: Thin, Tan Fhan -
Design and realization of high speed multiplier accumulator (MAC) unit for low power applications
由: Mohd Nazri Mad Rejab -
Design and analysis of low power ALU unit, program counter and instruction register using sleepy stack technique
由: Wan Nurul Liyana Wan Zulkefle -
Analysis & design low power multiplier using TSMC 0.18um CMOS technology /
由: Norsaifulrudin Mat Zuki
出版: (2008) -
Design and analysis of floting point multiplier
由: Zariah Asari